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Abstract 
With the increasing requirements on environment-friendly and sustainable clean energy [1], 
people have paid more attention to renewable energy around the world in the past few decades. 
As a result, power systems have undergone a paradigm shift from centralized generation to 
distributed generation. Smart grids, which are a combination of power systems and 
communication networks, were proposed to allow power systems to meet future challenges.      
In smart grids, especially in AC microgrids, converters play an important role in many areas 
including microgrid integration, uninterrupted power supply, and flexible alternating current 
transmission systems. 
The inverter is a power conversion device [2] that converts direct current (DC) to alternating 
current (AC). Among the devices used in AC microgrid integration, the inverter is one of the 
most important components because it is the ultimate interface between the energy source and 
the power grid. No matter what type of renewable energy is adopted or what kind of interface 
structure is employed, an inverter is usually the final step for renewable energy integration. 
Therefore, an impressive quantity of research has been conducted to the application of inverter in 
AC microgrid integration. 
The most important two aspects regarding the use of inverters are control and synchronization. 
Droop control is a well-established technique used extensively in power systems ever since 
synchronous generators were utilized. It has been adopted recently to operate parallel inverters. 
Since the features between the synchronous generator and the inverter are different, there are 
some significant difficulties to control the inverter. On the other hand, the well-known phase-
locked loop (PLL) is the most common method to get synchronization for an inverter. It has been 
widely adopted in other areas of modern electrical engineering as well. Typically, the dedicated 
synchronization unit is regarded as a required item when it comes to the controller, in addition to 
power, voltage, and current controllers of an inverter. Although extensive investigations have 
been carried out to improve the performance of PLL, the inherent non-linearity and extensive 
time commitment for tuning parameters make it still worse when PLL is used for an inverter. 
This leads to a new question. Can we incorporate the synchronization mechanism into the droop 
controller? Therefore, the motivation of this thesis is to analyze and solve those issues regarding 
a combined droop control and synchronization of the inverter.  
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Chapter 1 
Introduction 
1.1 Background 
There are two ways to produce electricity in the modern electric power system, i.e., centralized 
generation (CG) and distributed generation (DG). As an approach used in the traditional power 
system, centralized generation makes use of a few large-scale power stations located far from the 
load centers. In contrast, distributed generation is an emerging method that employs numerous 
small-scale technologies to generate electricity close to the end users of power [3]. Their main 
characteristics are summarized and further compared in Table 1.1. 
Item Centralized Generation Distributed Generation 
Location Away from consumers Close to consumers 
Scale Large Small 
Amount Few Copious 
Capacity > 100 MW 1 kW – 100 MW 
Resources Coal, oil, and natural gas, etc. Solar, wind, and tidal, etc. 
Table 1.1: Comparison between CG and DG. 
There are many of advantages regarding the utilization of distributed generation. Among them, 
two merits are worth emphasizing. The first one is related to the technical issue caused by the 
disadvantage of the centralized generation. Although the traditional power grid is continuing to 
grow worldwide nowadays, the inefficiency of the existing large-scale electrical transmission 
and distribution network results in inconvenience to many people, especially to the people living 
in developing countries and rural areas. This problem can be improved dramatically, even be 
eliminated, by using the distributed generation. The second crucial superiority is reflected in 
economic cost. Naturally, customers can pay fewer electricity bills so long as a local distributed 
generation source can provide power. Furthermore, customers even can get income from the 
electric utility if the generated power locally has the potential to be sold as surplus power back to 
the grid, especially during the times of peak demand. Therefore, it is the trend that the 
deployments of distributed generation will continue to increase. 
The applications of distributed generation are usually divided into two levels: the local level and 
the end-point level. Local level power generation plants often use renewable energy 
technologies, whereas one technology frequently used by the end-point level is the modular 
internal combustion engine technology [3]. Compared to the end-point level utilizations, the 
local level applications play a significant part in our current and future life both in the aspects of 
quantity and quality of electricity generation, so the local level deserves more attention.  
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1.2 Microgrid Fundamentals 
In the context of environmental issues and energy crisis, renewable energy has been widely 
researched and nearly entirely utilized worldwide in the last few decades due to the environment-
friendly character and the nature of replenishment [4]-[7]. At the same time, power system 
development has gone through several transitions, along with increases in the implementation of 
renewable energy in the power grid. When the penetration of renewable energy exceeds a certain 
level, it is unavoidable and necessary that those energy sources will need to participate in the 
regulation for voltage and frequency of the system. As an interface between renewable energy 
and the power grid, the inverter plays a vital role in such regulation. 
It is common and reasonable that distributed generation and renewable energy form microgrid 
before they are connected to the utility grid [8]-[10]. A microgrid can be described as a cluster of 
loads, distributed generation (DG) units and energy storage systems (ESSs) operated in 
coordination to reliably supply electricity, connected to the host power system at the distribution 
level at a single point of connection, the point of common coupling (PCC) [6]. 
There are several ways to identify the type of microgrid. One way is provided by [9]. According 
to the method used to transmit and distribute the power in the system, microgrids can be 
classified into three categories: AC microgrids, DC microgrids, and hybrid AC and DC coupled 
microgrids. AC microgrids can be further divided into two kinds based on the frequency. 
Compared to others, line-frequency AC (LFAC) microgrids is always the main research area 
since the microgrid concept was proposed. This is the reason why the focus of this thesis is on 
AC microgrid, especially for LFAC. 
A possible microgrid layout is shown in Fig. 1.1. 
 
Fig. 1.1: A possible microgrid [13].  
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This microgrid consists of several distributed energy resources (DERs), distributed loads, and 
power electronics converters that converter energy and control power flow. A microgrid can be 
operated in the grid-connected mode through a single PCC by turning on the static transfer 
switch (STS). A microgrid can also be run in the stand-alone mode when the STS is off. 
In the stand-alone mode, the primary control objectives of an inverter are to achieve accurate 
power sharing among inverters and tight voltage regulation of the grid; in the grid-connected 
mode, the principal control purpose of an inverter is to regulate power flow between the inverter 
and the grid [23]. More specifically, the grid-connected mode is divided into two sub-modes, i.e., 
the set mode and the droop mode. The first one is to send the desired power to the grid; the 
second sub-mode is to regulate power flow the same as the stand-alone mode according to the 
changes of voltage and frequency of the grid. For convenience, in this thesis, the set mode is 
denoted as the SP  mode for the active power and the SQ  mode for the reactive power; the DP
mode and DQ  mode are assigned to the active power and the reactive power in the droop mode, 
respectively. 
Another possible microgrid configuration is shown in Fig. 1.2 after taking communication and 
importance of loads into consideration. 
 
Fig. 1.2: Another possible microgrid [9]. 
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In power systems, droop control has always been a predominant control approach to regulate 
power flow due to the simple structure itself and the character to be independent of other 
communication externally [11]-[25]. However, there are different strategies regarding whether to 
keep conventional characteristics. One group of the researchers, represented by Dr. J. M. 
Guerrero with his hierarchical control architecture, prefers to adopt an external communication 
channel to realize sophisticated functionality; Dr. Q.-C. Zhong and Dr. M. Karimi-Ghartemani 
are the representatives for another group that has focused on the main structure of droop control. 
We will explore this further. 
From the author’s point of view, both studies’ methods are valuable to finalize the universal 
architecture, at least for most of the inverters, assuming an increase in the amount of such grid-
connected inverters. However, the second one is better if we judge them by the complexity of 
control structure and simplicity of extensive deployment. 
Thus, the goal of this thesis is to analyze, verify, and summarize some of the recent works in the 
area of control and synchronization for single-phase inverter in AC microgrid integration. The 
main study materials are [19]-[23]. The accomplishment of this thesis is to describe the relevant 
theoretical derivation, conduct system modeling and simulation within the MATLAB/Simulink 
environment, and emphasize two resulting representative simulations with profound analysis. 
The rest of this thesis is organized as follows: the theory behind the droop control is first 
reviewed, then the conventional droop controller (CDC) is designed in Chapter 2. To achieve 
accurate power sharing and tight voltage regulation, the robust droop controller (RDC) is 
analyzed in Chapter 3, followed by extending it to more extensive scenarios as the universal 
droop controller (UDC) in Chapter 4. In Chapter 5, the structural resemblance between the 
enhanced phase-locked loop and the droop controller is deduced, and the self-synchronization 
mechanism is explained along with the self-synchronized universal droop controller (SUDC). 
Finally, conclusions are made in Chapter 6.  
5 
 
Chapter 2 
Conventional Droop Controller 
2.1 Power Flow Analysis 
To illustrate the operational principle of droop control, two parallel inverters are analyzed in this 
subsection. 
As the synchronous generator, an inverter can also be modeled as a voltage source in series with 
an internal impedance [13]. The model of two parallel-operated inverters is shown in Fig. 2.1. 
 
Fig. 2.1: Model of two inverters connected in parallel. 
This figure is based on a similar figure from [20]. 
The internal impedance iZ  of the inverters excludes the line impedances because the internal 
impedance of the inverters can be designed to dominate the impedance from the inverter to the 
AC bus [20]. Take the AC bus voltage (terminal voltage, load voltage) as a reference, then the 
source voltages of the two inverters are 
 1 1 1 12 sin( )e E t = +  (2.1) 
 2 2 2 22 sin( )e E t = +  (2.2) 
where 1E  and 2E  are the root mean square (RMS) values of the voltage set-points for the 
inverter 1 and the inverter 2, respectively. Parameters 
1  and 2  are the angular speeds, 1  and 
2  are the initial phases, as known as the power angles. 
Because the inverters share the same load, i.e., the AC bus, the load voltages are identical. 
 1 1 1 2 2 2v e Z i e Z i= − = −  (2.3) 
The equation (2.3) indicates the load effect, and its mechanism is explained as follows. When the 
load (power) increases at rated inverter output power, the current increases, resulting in the load 
voltage dropping; conversely, the load voltage boosts when the load decreases. 
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Fig. 2.1 also includes power delivering. Take the source voltage e1 and the load voltage v for 
example and generalize it in the following. The current flowing through the AC bus is 
 
0i i
i
i i
E V
i
Z


 −  
=

 (2.4) 
where i  is the impedance angle for the inverter i and V  is the RMS value of the load voltage. 
The apparent power iS  delivered to the AC bus is 
 
*
*
2
2
cos sin
cos sin
cos sin
cos sin
cos sin
sin cos
i i
i i i i
i i i i
i i i i
i i
i i
i i i i
i i
i i
S vi
E V jE
V
Z jZ
EV V EV
Z Z
EV V EV
j
Z Z
 
 
 
 
 
 
=
 − +
=  
+ 
 −
= + 
 
  −
+ −  
  
 (2.5) 
Note that the symbol * used in equation (2.5) implies the conjugate value of the current; all 
others uses of the asterisks in this thesis denote the rated value of the parameter, e.g., 
*
iS denotes 
the rated apparent power for inverter i . 
Therefore, the active and reactive power injected into the AC bus are 
 
2cos sin
cos sini i i ii i i
i i
EV V EV
P
Z Z
 
 
 −
= + 
 
 (2.6) 
 
2cos sin
sin cosi i i ii i i
i i
EV V EV
Q
Z Z
 
 
 −
= − 
 
 (2.7) 
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2.2 Controller Design Analysis 
Generally, the internal impedance of an inverter is inductive [13, 20] due to the large inductor 
and the highly inductive line impedance caused by the long distance between the units. However, 
the line impedance is mainly resistive in the low-voltage applications, such as the microgrid. 
Also, the internal impedance depends on the control strategy as well. It is easy to enforce the 
internal impedance to be resistive or inductive [11]. It would be better if the internal impedance 
of an inverter is set as resistive [14] because the resistive impedance is independent of the 
frequency and the effect of nonlinear loads (current harmonic components) on the voltage total 
harmonic distortion (THD) is reduced [20]. This is the reason why the following analyses will be 
conducted for inverters with resistive internal impedance. 
The droop control has different forms for different types of internal impedance [13, 26]. For 
example, compared to the P-ω and Q-E droops used to the inductive internal impedance in 
traditional power systems, the P-E and Q-ω droops are used when the internal impedance is 
resistive as in a microgrid. 
When the internal impedance is resistive, i.e., 00 =  and i iZ R= , 
 
2cosi i
i
i
EV V
P
R
 −
=  (2.8) 
 
sini i
i
i
EV
Q
R

= −  (2.9) 
If, as is often the case,   is small enough, i.e., sin   and cos 1  , then 
 
2
i
i
i
EV V
P
R
−
  (2.10) 
 
i i
i
i
EV
Q
R

 −  (2.11) 
and the corresponding relation is approximately 
 ~i iP E  (2.12) 
 ~i iQ −  (2.13) 
Here, the symbol ~ means in proportion to. 
As a result, CDC is designed and represented as 
 
*
i i iE E m P= −  (2.14) 
 
*
i i in Q = +  (2.15) 
where 
*E  is the RMS value of the rated voltage, 
*  is the rated system frequency. Parameters 
im  and in  are the voltage drop coefficient and the frequency boost coefficient, respectively.  
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The block diagram of the droop controller is drawn in Fig. 2.2.  
s  
Fig. 2.2: Block diagram of CDC. 
This figure is originally from [20] but with modifications from the author. 
The mechanisms behind the two equations is illustrated by using the P-E droop as an example. 
The active power P positively changes when voltage set-point E changes according to (2.12). 
Then, in order to keep E tracking the rated value *E , the voltage control loop works out to this 
change inversely according to (2.14), which realizes the negative feedback control. 
Normally, the voltage drop coefficient 
im  and the frequency boost coefficient in  are determined 
by the desired voltage drop ratio 
*
*
i im P
E
 at the rated active power 
*
iP  and the desired frequency 
boost ratio 
*
*
i in Q

 at the rated reactive power 
*
iQ , respectively [20]. 
In order to share the powers to the load in proportion to the power ratings, the inverters are 
required to set the droop coefficients in inverse proportion to their power ratings [14], that is 
 
*
1 2 1
*
2 1 2
m S n
m S n
= =  (2.16) 
The power ratings of these two inverters are 
* * *
1 1S E I=  and
* * *
2 2S E I= , where 
*
iI  is the rated 
current for inverter i.  
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2.3 Power Sharing Analysis 
2.3.1 Active Power Sharing 
It is known from [27] that the voltage amplitude deviation of two inverters, i.e., E , results in 
significant errors to load sharing. To analyze this effect, we need first to derive an expression for 
E independent on the voltage set-point iE . 
Substituting (2.14) into (2.8), the active power of the inverter i is 
 
* cos
cos
i
i
i
i i
E V
P
R
m
V


−
=
+
 
(2.17) 
Substituting (2.17) into (2.14), the voltage amplitude deviation of two inverters is 
 
* *
1 2
2 1
1 2
1 2
1 2
cos cos
cos cos
E V E V
E E E
R R
mV m V
 
 
− −
 = − = −
+ +
 
(2.18) 
Therefore, in order to achieve accurate proportional load sharing, i.e., 1 1 2 2m P m P=  or 
1 2
* *
1 2
P P
S S
= , 
E is required to be zero according to (2.14). In practice, ∆E =0 is hard to meet because there 
are always numerical computational errors, parameter drifts, component mismatches, and 
disturbances [20]. This strict condition can be satisfied under the following constraints according 
to (2.18). 
 
1 2
1 2
1 2
R R
m m
 =


=

  
(2.19) 
(2.20) 
Taking (2.16) into account, we can generate the following relationship between the internal 
resistors and the power ratings of two inverters. 
 
* *
1 1 2 2R S R S=  (2.21) 
Since the per-unit internal impedance [28] of an inverter is 
 
*
. .,
2 * 2( )
baseii i i
p u i
base base
Z SZ R S
Z
Z V E
= = =  (2.22) 
Then the equation (2.21) is equivalent to 
 . ., 1 . ., 2p u p uZ Z=  (2.23) 
given 
*E  is the same for all inverters. 
In summary, in order to share the active power accurately in proportion to their power ratings, all 
parallel-connected inverters equipped with CDC in a microgrid should generate the same voltage 
set-point E  and have the same per-unit internal impedance . .p uZ . 
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2.3.2 Reactive Power Sharing 
It is well-known that the inverters synchronize with the utility grid when the systems are stable 
and have the same frequency as the grid, i.e., 
1 2 = . This leads to the accuracy of the reactive 
power sharing of inverters with resistive internal impedances [29]. 
Then, from (2.15), we have 1 1 2 2n Q n Q=  given 
*  is the same for all inverters. 
Taking (2.16) into account again, the reactive power sharing in proportion to their power ratings, 
i.e., 1 2
* *
1 2
Q Q
S S
= , is achieved naturally. 
Alternatively, using equation (2.9), we have 
 
1 1 2 2
1 2
1 2
sin sinEV E V
n n
R R
 
=  (2.24) 
Since 1 2 = in the steady state, the constraints below yield (2.24). 
 
1 2
1 2
1 2
E E
R R
n n
=


=

 
(2.25) 
(2.26) 
In summary, CDC guarantees the accurate proportional reactive power sharing for the parallel-
connected inverters in a microgrid.  
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Chapter 3 
Robust Droop Controller 
3.1 Control Strategy Analysis 
Because of the inherent limitations when using CDC for the inverter, an improved droop 
controller [20], also known as RDC, was proposed to achieve accurate proportional load sharing 
for the parallel-operated inverters in the microgrid. In this subsection, the analysis will be made. 
The voltage droop (2.14) can be written in a different way as 
 
*
i i i iE E E m P = − = −  (3.1) 
Then the voltage set-point iE  can be obtained by integrating iE  
 
0
t
i iE E dt=   (3.2) 
This method works for the inverter working in the grid-connected mode because iE  is 
eventually zero so that the desired power is able to send out to the grid without error, as proposed 
in [30]-[33]. However, it does not work in the standalone mode because the actual power iP  is 
determined by the load and the voltage deviation iE  cannot be zero [20]. This is the reason 
why different controllers were required when an inverter was operated in different modes. It is 
obvious that a different controller is needed when the mode changes. 
On the other hand, the load voltage drop requires adequate attention as the superposition of the 
load effect (2.3) and the droop effect (2.14) may cause the load voltage to deviate away from to 
the desired range dramatically. Therefore, there is a need to incorporate the load voltage into a 
control loop in a way of negative feedback. It can be done by calculating the difference between 
the rated voltage *E  and the load voltage V  then timing this error with a proportional gain ek , 
called the voltage coefficient, as a new voltage reference finally comparing with the product 
i im P . This results in the RDC shown in Fig. 3.1. 
 
Fig. 3.1: Block diagram of RDC. 
This figure is originally from [20] but with modifications from the author.  
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In the steady state, the input to the integrator in voltage loop should be 0, that is 
 
*( )e i ik E V m P− =  (3.3) 
When ek  is chosen the same for all inverters, the left-hand side of the above Equation is 
constant, i.e., constanti im P = . It means that the accurate proportional active power sharing is 
independent of the voltage set-point iE . Thus, RDC is being more robust to numerical 
computational errors and disturbances than CDC [20]. 
Moreover, this strategy attenuates the effect of load voltage drop. The load voltage can be 
obtained from (3.3) 
 
* * *
*
i i i i
e e
m P m P
V E E E
K K E
= − = −  (3.4) 
Compared to the conventional voltage drop ratio 
*
i im P
E
, the present voltage drop ratio 
*
i i
e
m P
k E
 
reduces the voltage drop, which improves the performance strikingly as ek  increases. At the 
same time, the load voltage drop is determined by the parameters 
*, , ,i i eE m P k  instead of by 
(2.3). 
When we combine equation (3.4) and (3.5), there is a trade-off between the accuracy of active 
power sharing and the level of voltage drop if there are errors in the RMS voltage measurement. 
This compromise is because the active power sharing accuracy is inverse proportional to the 
voltage drop coefficient e
i
k
m
 but the voltage drop level is proportional to e
i
k
m
. 
Note that more detailed discussions and the theorem of equivalent conditions can refer to [20]. 
In summary, RDC improves the performance of control theoretically by addressing two issues. 
One is the inherent limitation of RDC; another is the load voltage drop effects.  
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3.2 Controller Implementation 
Fig. 3.2 shows the circuit diagram of a single-phase inverter, which consists of an insulated-gate 
bipolar transistor (IGBT) bridge and an LC filter. The inverter is powered by a DC voltage 
source VDC, controlled by the control signal iu , and connected to the AC bus through a circuit 
breaker CB. The load is assumed to be connected to the AC bus. 
 
Fig. 3.2: Circuit diagram of single-phase inverter. 
This figure is originally from [20] but with modifications from the author. 
As shown in Fig. 3.2, the control signal iu is converted to a pulse-width modulation (PWM) 
signal to drive the IGBT bridge so that the average of ou over a switching period is approximate 
to iu , i.e., o iu u  [20]. 
In order to enforce the internal impedance of the inverter to be resistive [13] and dominate the 
impedance between the inverter and the AC bus, the inductor current i  is measured and then 
used with a virtual resistor, i.e., viR , to form an impedance controller shown in Fig. 3.3. 
  
Fig. 3.3: Impedance controller. 
This figure is originally from [20] but with modifications from the author. 
  
14 
 
As a result, Fig. 3.4 shows the integrated controller, i.e., RDC plus impedance controller, of each 
inverter connected in parallel in a stand-alone microgrid, which compose of an outer composite 
power sharing and voltage regulation loop, and an inner virtual impedance loop. 
 
Fig. 3.4: Integrated controller. 
From Fig. 3.2 and Fig 3.4, we have 
 o iu Li s v= +  when CB is turned on (3.5) 
 i i vi iu e R i= −  (3.6) 
Since o iu u , there is approximately 
 .i i vi iLi s v e R i+ = −  (3.7) 
Then we obtain 
 i i iv e Z i= −  (3.8) 
where 
 i viZ Ls R= +  (3.9) 
When we choose a high value of Ri, the internal impedance Zi is close to pure resistive over a 
wide range of frequencies, that is 
 i viZ R  (3.10) 
Therefore, an inverter can be modeled as a controlled voltage source (CVS) ie  in series with a 
resistive internal impedance viR , as described in (2.3) and (3.8). 
Note that the capacitor is regarded as a part of the load in RDC, instead of a part of the inverter 
[20]. 
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3.3 Case Studies 
Two typical cases were implemented in the MATLAB/Simulink for verifying functionality of 
RDC and researching effects of parameter. The simulation parameters are listed in Table 3.1. 
Parameter Value Unit 
VDC 42 V 
f 50 Hz 
fs 7.5 kHz 
E* 12 V 
ω* 100π rad/s 
L  2.35 mH 
C 22 μF 
Ke 10  
m1 0.4  
n1  0.1  
m2  0.8  
n2  0.2  
R 9 Ω 
Table 3.1: Simulation parameters of two inverter equipped with RDC. 
These data are original from [20]. 
where R is a linear resistive load. 
Our expectances are that 
(1) total (active) power of the load should be around 
2 212
16W
9
V
P
R
= = = ; 
(2) achieving 2:1 power sharing for the inverter 1 and the inverter 2, i.e., 1 22P P=  and 1 22Q Q= , 
because 1 22m m=  and 1 22n n= . 
3.3.1 Case 1 
Case 1 is used to demonstrate the functionality of RDC by setting different per-unit internal 
impedances to inverters. In order to make the per-unit internal impedances of these two inverters 
different significantly, virtual internal impedances both were chosen as 14, i.e., Rv1=Rv2=14. 
The simulations were conducted in the following sequences. 
(1) at t=0 s, only inverter 2 was connected to the load at the beginning of simulation; 
(2) at t=1 s, inverter 1 was connected to the load, two inverters operated in parallel; 
(3) at t=8 s, inverter 1 was disconnected from the load; 
(4) at t=9 s, stop the simulation. 
The simulation results are shown in Fig. 3.5.  
16 
 
   
(a) Active power; 
   
(b) Reactive power; 
   
(c) Load voltage; 
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(d) Voltage set-point; 
   
(e) Current; 
   
(f) Steady-state current. 
Fig. 3.5: Simulation results for case 1. 
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In Fig. 3.5, the left column shows the results by using RDC with droop coefficients m1=0.4, 
n1=0.1 and m2=0.8, n2=0.2, marked as C1.1; the middle column shows the results by using CDC 
with the same droop coefficients like RDC, noted as C1.2; the right column shows the results by 
using CDC with the different voltage drop coefficients, i.e., m1=0.04 and m2=0.08, to achieve the 
same equivalent voltage drop ratio as C1.1, specified as C1.3. 
In the following results analysis, the steady-state time point is selected at 7.9s. 
The active power was shared in the ratio of  1
2
9.9597 1.989 2
5.0063 1 1
P
P
=    for the inverters equipped 
with RDC in C1.1, which approximately achieve the desired ratio 
2
1
. However, the inverters 
equipped with CDC could not meet our expectation because 1
2
4.3266 1.139 2
3.7978 1 1
P
P
=    and 
1
2
5.9969 1.011 2
5.9337 1 1
P
P
=    for C1.2 and C1.3, respectively. 
On the other hand, although the values are different, all cases achieved the reactive power 
sharing in the ratio of 2:1 approximately. Specifically, 1
2
1.2432 2.009 2
0.6188 1 1
Q
Q
=   , 
1
2
0.6697 1.966 2
0.3407 1 1
Q
Q
=   , and 1
2
0.9871 1.991 2
0.4958 1 1
Q
Q
=    for C1.1, C1.2, and C1.3.   
From Fig. 3.5 (c), inverter 1 picked up the load, gradually in C1.1, and quickly in C1.2 and 
C1.3., with different steady voltages, i.e., 11.6007, 8.5464, and 10.3567 for three cases. 
Note that the overshoot of the active power is caused by the overshoot of the voltage. There are 
two possible reasons for voltage overshoot. The first one is that the default parameters of CB 
were used in the simulation, and this can be improved by optimizing the parameters. The other 
one results from the impedance controller. Increasing the value of viR will release this overshoot 
but slow down the response speed. 
When using CDC, the trade-off between the power sharing accuracy and the voltage drop 
regulation was shown clearly in C1.2 and C1.3. Compared to C1.2, C1.3 achieved tight voltage 
drop but the active power sharing is worse. In contrast, RDC relaxed this plight considerably and 
achieved high accuracy of proportional power sharing while controlling small voltage drop. 
The mechanism of voltage regulation is hidden at voltage set-point setting. From Fig. 3.5 (d), 
RDC increased remarkably the voltage set-point. But CDC failed to do this job because the 
limitation of controller design, that is 
*E E  due to 
*E E mP= − . From Fig. 3.5 (d), we also 
observed that the set-point for inverters are different. This is because the per-unit internal 
impedances are different. From Fig. 3.5 (f), the current amplitude indicates the power sharing 
well when the system is in the steady state. And the currents in all cases were repeated five 
cycles, i.e., period 0.02sT = , which means the frequency of inverters are 50 Hz.  
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3.3.2 Case 2 
Case 2 is used to compare the functionality of RDC with CDC and to study the influences of 
parameter change, i.e., ek  as the variable parameter, when setting same per-unit internal 
impedances for inverters. To make the per-unit internal impedances of these two inverters equal, 
virtual internal impedances were chosen in a ratio of 1:2, i.e., Rv1=7 and Rv2=14. 
The simulations were conducted in the same procedures described in case 1. 
The simulation results are shown in Fig. 3.6. 
In Fig. 3.6, the left column shows the results by using RDC with 10ek = , denoted as C2.1; the 
middle column shows the results by using CDC with the same coefficients like C2.1, i.e., 
m1=0.4, n1=0.1 and m2=0.8, n2=0.2, denoted as C2.2; the right column shows the results by using 
RDC with the different proportional coefficient ek , i.e., 5ek = , denoted as C2.3. 
Once again, the steady-state time point is chosen at 7.9s. 
Observing the C2.1 and C2.2, we can make a comparison. In the steady state, both cases shared 
the active power in the ratio of 2:1 approximately, i.e., 1
2
10.0858 2.064 2
4.8854 1 1
P
P
=    and 
1
2
9.2006 2.011 2
4.5747 1 1
P
P
=    in C2.1 and C2.2, respectively. The reactive power was shared well 
about 2:1 as well, i.e., 1
2
1.2291 1.944 2
0.6323 1 1
Q
Q
=    in C2.1, and 1
2
1.1416 2.0004 2
0.5707 1 1
Q
Q
=    in 
C2.2. Moreover, the voltage regulation was achieved in an acceptable range for both cases, i.e., 
11.6013 in C2.1 and 11.1282 in C2.2. Then, we can draw a conclusion that the performance of 
RDC is better than CDC when consider power sharing and voltage regulation simultaneously. 
Comparing C2.1 with C2.2, the effect of parameter 10ek =  changing is clear in that the system 
response increases and the voltage drop decreases as 10ek =  gets larger, where steady-state 
voltage is 11.2475 in C2.3. After several trials, the range of 10ek =  was obtained as 3.6-125.5 in 
this set of parameters setting to achieve acceptable voltage regulation, i.e., 11-12. 
From the curves of C1.1 and C2.1, the main change happened at the voltage set-point in addition 
to the change rates of transition point that the inverter 1 was connected to the load. 
From the figures of C1.2 and C2.2, the power sharing and the voltage regulation were improved 
considerably for CDC, which demonstrates the impacts of per-unit internal impedance. 
The simulation block diagrams are attached in Appendix A. The future works for this Chapter is 
to optimize parameters, then to extend RDC into more realistic condition, i.e., 240 V with 60 Hz. 
In summary, an inverter equipped with RDC can achieve accurate proportional power sharing 
without the need of having the same per-unit internal impedance. Moreover, the load voltage 
drop due to the load effect and droop effect is reduced significantly by using RDC.  
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(a) Active power; 
   
(b) Reactive power; 
   
(c) Load voltage; 
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(d) Voltage set-point; 
   
(e) Current; 
   
(f) Steady-state current. 
Fig. 3.6: Simulation results for case 2. 
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Chapter 4 
Universal Droop Controller 
4.1 Control Techniques Review 
As analyzed in the preceding two chapters, a single-phase inverter can be modeled as a voltage 
source with the internal impedance as shown in Fig. 2.1 and redrawn Fig. 4.1. 
 
Fig. 4.1: Model of single-phase inverter. 
This figure is originally from [21] but with modifications from the author. 
The power delivered from the power supply to the terminal load through the internal impedance 
is described by (2.5) and is rewritten in the form of active power and reactive power as follows: 
 
2cos sin
cos sin
EV V EV
P
Z Z
 
 
 −
= + 
 
 (4.1) 
 
2cos sin
sin cos
EV V EV
Q
Z Z
 
 
 −
= − 
 
 (4.2) 
From a control perspective, this relationship of the plant between the output power, i.e., P and Q, 
and the input voltage, i.e., E and δ (ω), is used to build the controller and the block diagram of 
the closed-loop feedback system is drawn in the following. 
 
Fig. 4.2: Closed-loop feedback system of single-phase inverter. 
This figure is originally from [21] but with modifications from the author. 
As we can see from Fig. 4.2, the plant is a two-input-two-output (TITO) system: the inputs are 
the amplitude E and the phase   of the voltage source, and the outputs are the active power P  
and the reactive power Q  delivered to the load; the droop controller is used to generate E  and 
 , which is obtained by integrating the angular speed  , for the inverter according to the 
measured power P  and Q . 
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In practice, the power angle   is small enough so that 
 
2
cos sin
EV V EV
P
Z Z

 
 −
 + 
 
 (4.3) 
 
2
sin cos
EV V EV
Q
Z Z

 
 −
 − 
 
 (4.4) 
Take the traditional power systems for example. The internal impedance is assumed to be 
inductive, then 
 
EV
P
Z

  (4.5) 
 
2EV V
Q
Z
−
  (4.6) 
Therefore P and Q  are roughly proportional to   and E , respectively. 
 ~P   (4.7) 
 ~Q E  (4.8) 
The traditional droop strategy works by dropping the frequency when the active power increases 
and dropping the voltage when the reactive power increases.  
Similarly, the relationship and the controller design can be analyzed in the cases of the resistive 
impedance, the capacitive impedance, as well as the coupled situations. Here, the comprehensive 
summaries are made in Table 4.1. 
Inverter type Impedance angle  Input-output relationship Droop controller 
R 0 
~P E  
~Q −  
*E E mP= −  
* nQ = +  
L 
π
2
  
~P   
~Q E  
*E E mQ= −
* nP = −  
C 
π
2
−   
~P −  
~Q E−  
*E E mQ= +
* nP = +  
RL 
π
0,
2
 
 
 
 Coupled Depends on   
RC 
π
,0
2
 
− 
 
 Coupled Depends on   
Table 4.1: Droop control techniques for different types of inverters. 
This table is originally from [21] but with modifications from the author. 
As we can see from Table 4.1, the droop controller changes its form corresponding to the 
different types of the inverter. There is no way to operate inverters with different types of 
internal impedance in parallel. For instance, the control strategies are totally opposite to each 
other when an L inverter and a C inverter are connected in parallel. 
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4.2 Power Transformation Analysis 
4.2.1 RL Controller Analysis 
In the literature, some works have been done in the case of R, L, and RL inverters [35]-[36] to 
study the parallel operation of inverters with different types of internal impedance. 
These researches were related to a power transformation. An orthogonal transformation matrix, 
i.e., the inductive transformation matrix LT , was introduced as 
 
sin cos
cos sin
LT
 
 
− 
=  
 
 (4.9) 
It transforms the matrix of generic power (4.1), (4.2) into the matrix of specific power when the 
impedance angle 
π
0,
2

 
 
 
. 
 
2
sin
cos
L
L
L
EV
P P Z
T
Q Q EV V
Z


 
    
= =     
−   
  
 (4.10) 
This power transformation (4.10) can also be written in the phasor diagram as 
 
( ) ( )
( )( )
( )
( )
π
2
sin cos cos sin
sin cos
π π
cos sin
2 2
L L
j
P jQ P Q j P Q
j P jQ
j P jQ
e P jQ

   
 
 
 
− 
 
+ = − + +
= + +
    
= − + − +    
    
= +
 (4.11) 
where 1j = − . 
In other words, the transformation matrix LT  rotates the power vector P jQ+  by 
π
2
−  rad onto 
the axis aligned with the L inverter [21], as shown in Fig. 4.3. 
 
Fig. 4.3: Power transformation by matrix TL. 
This figure is originally from [21] but with modifications from the author. 
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Because the power angle   is small enough in power systems, we have roughly 
 ~LP   (4.12) 
 ~LQ E  (4.13) 
then the droop controller takes the form of 
 
*
L LE E m Q= −  (4.14) 
 
*
L Ln P = −  (4.15) 
which indirectly relates to the active power P  and the reactive power Q , depending on  .  
This controller is called the RL controller. It has the same form as the droop controller designed 
for L inverter except that we need to obtain the transformed power LP  and LQ  based on  . 
After calculating the eigenvalues of LT , we get 1,2 sin cosj  =   that the real part sin  is 
positive when 
π
0,
2

 
 
 
. According to the change of basis, the power transformation (4.11) just 
changed the coordinates, but the vector map did not change [37]. Hence, the mapping described 
by (4.10) indicates that P and Q  have positive correlations with LP  and LQ , respectively. 
 ~ LP P  (4.16) 
 ~ LQ Q  (4.17) 
Then the relationship described in (4.12) and (4.13) can be passed onto P and Q  as 
 ~ ~LP P   (4.18) 
 ~ ~LQ Q E  (4.19) 
which means, in the case of 
π
0,
2

 
 
 
, the active power P  has a positive correlation with the 
power angle  , and the reactive power Q  has a positive correlation with the voltage amplitude 
E . 
Therefore, the RL controller can also take the form of 
 
*E E mQ= −  (4.20) 
 * nP = −  (4.21) 
which directly relates to the active power P and the reactive power Q , regardless of  . 
As a result, the effect of the impedance angle   has been removed when 
π
0,
2

 
 
 
.  
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4.2.2 RC Controller Analysis 
Several works have been done as well in the case of R, C, and RC inverters [38] in order to 
research the parallel operation of inverters with different types of internal impedance. 
In a similar fashion, the corresponding transformation matrix is the capacitive transformation 
matrix CT   
 
sin cos
cos sin
CT
 
 
− 
=  − − 
 (4.22) 
It transforms the matrix of generic power (4.1), (4.2) into the matrix of specific power when the 
impedance angle 
π
,0
2

 
 − 
 
. 
 
2
sin
cos
C
C
C
EV
P P Z
T
Q Q EV V
Z


 
−    
= =     
−    −
  
 (4.23) 
This power transformation (4.23) can also be written in the phasor diagram as 
 
( ) ( )
( )( )
( )
( )
π
2
sin cos cos sin
sin cos
π π
cos sin
2 2
C C
j
P jQ P Q j P Q
j P jQ
j P jQ
e P jQ

   
 
 
 
− − 
 
+ = − + + − −
= − − +
    
= − − + − − +    
    
= +
 (4.24) 
In other words, the transformation matrix CT  rotates the power vector P jQ+  by 
π
2
− −  rad 
onto the axis aligned with the C inverter [21], as shown in Fig. 4.4. 
 
Fig. 4.4: Power transformation by matrix TC. 
This figure is originally from [21] but with modifications from the author. 
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Because the power angle   is small enough, we obtain approximately 
 ~CP −  (4.25) 
 ~CQ E−  (4.26) 
then the droop controller takes the form of 
 
*
C CE E m Q= +  (4.27) 
 
*
C Cn P = +  (4.28) 
which indirectly relates to the active power P and the reactive power Q , depending on  . 
This controller is called the RC controller. It has the same form as the droop controller designed 
for C inverter in addition to needing to obtain the transformed power LP  and LQ  based on  . 
After calculating the eigenvalues for CT , we get 1,2 sin cosj  = −  , which the real part - sin  
is positive when 
π
,0
2

 
 − 
 
. Similarly, according to the [37] and (4.23), we know that P and 
Q  have positive correlations with CP  and CQ , respectively. 
 ~ CP P  (4.29) 
 ~ CQ Q  (4.30) 
Then the relationship described in (4.25) and (4.26) can be passed onto P and Q  as 
 ~ ~CP P −  (4.31) 
 ~ ~CQ Q E−  (4.32) 
which means, when 
π
,0
2

 
 − 
 
, the active power P  has a negative correlation with the power 
angle  , and the reactive power Q  has a negative correlation with the voltage amplitude E . 
Therefore, the RC controller can also take the form of  
 
*E E mQ= +  (4.33) 
 * nP = +   (4.34) 
which directly related to the active power P and the reactive power Q , regardless of  .  
As a consequence, the influence of the impedance angle   has been removed when 
π
,0
2

 
 − 
 
.  
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4.2.3 Universal Controller Analysis 
Following the same idea described in the previous two subsections, the resistive transformation 
matrix RT , also known as the universal transformation matrix UT ,was proposed in [21]. 
 
cos sin
sin cos
UT
 
 
 
=  − 
 (4.35) 
It transforms the matrix of generic power (4.1), (4.2) into the matrix of specific power when the 
impedance angle 
π π
,
2 2

 
 − 
 
. 
 
2cos
sin
R
U
R
EV V
P P ZT
Q Q EV
Z


 −
    
= =     
    −
  
 (4.36) 
which can also be written in the phasor diagram as 
 
( ) ( )
( ) ( )( )( )
( ) ( )
cos sin sin cos
cos sin
R R
j
P jQ P Q j P Q
j P jQ
e P jQ

   
 
−
+ = + + − +
= − + − +
= +
 (4.37) 
The power transformation is drawn in Fig 4.5, and it can be expounded in the following. This 
transformation incorporates multi-scenarios into one case with a compact structure. The 
transformation matrix UT  rotates the power vector P jQ+  by −θ rad onto the axis aligned with 
the R inverter [21]. Specifically, clockwise if 
π
0,
2

 
 
 
 and counterclockwise if 
π
,0
2

 
 − 
 
. 
 
Fig. 4.5: Power transformation by matrix TU. 
This figure is originally from [21] but with modifications from the author. 
 
29 
 
Because the power angle   is small enough in power systems, we have roughly 
 ~RP E  (4.38) 
 ~RQ −  (4.39) 
then the droop controller takes the form of 
 
*
R RE E m P= −  (4.40) 
 
*
R Rn Q = +  (4.41) 
which indirectly relates to the active power P  and the reactive power Q , depending on  .  
This controller is called the R controller. It has the same form as the droop controller designed 
for R inverter except that we need to obtain the transformed power RP  and RQ  based on  . 
The eigenvalues of UT  are 1,2 cos sinj  =   and its real part cos  is positive if 
π π
,
2 2

 
 − 
 
. 
Similarly, the transitivity from P  and Q  to RP  and RQ  then to E  and   establishes the 
relationship 
 ~P E  (4.42) 
 ~Q −  (4.43) 
 Therefore, UDC can also take the form of  
 *E E mP= −  (4.44) 
 
* nQ = +  (4.45) 
which directly related to the active power P and the reactive power Q , regardless of  . 
Naturally, the effect of the impedance angle   has been removed when 
π π
,
2 2

 
 − 
 
. 
It is obvious that the above relationship fails when the impedance is purely inductive, i.e., 
π
2
 = , 
or capacitive, i.e., 
π
2
 = − .  However, there is always an equivalent series resistance (ESR) in 
series with the filter inductor in practice [21]. This is where the name of UDC comes from. 
There are many ways to achieve the UDC principle so long as the relationship between the 
voltage and the power are consistent with that of the R inverter. RDC described in Chapter 3 is 
an attractive controller due to the improvements in power sharing and voltage regulation, and it 
will be regarded as UDC in this thesis for the rest of the contents. 
In summary, UDC is applicable to the inverter that the internal impedance angle is in the range 
of 
π π
,
2 2
 
− 
 
 rad, i.e., all practical inverters, and it can be implemented by RDC.  
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4.3 Small-Signal Stability Analysis 
4.3.1 Characteristic Equation 
The mathematical descriptions of an inverter, i.e., (4.1) and (4.2), are used to derive the small-
signal model [39], [40] of the inverter at the stable equilibrium operation point, i.e., eE , e , and 
eV . Here, eE  is the RMS value of the source voltage magnitude, e  is the phase difference 
between the source voltage and the load voltage, and eV  is the RMS value of the load voltage 
magnitude. These parameters are the quiescent values when the system is in the steady state. It is 
assumed that any state variable is equal to the corresponding quiescent value plus the small 
variation, i.e., ex x x= +  . For example, eE E E= +  . 
Note that there is no variation for load voltage because the load voltage is usually a constant 
value with insignificant changes in power systems. 
Linearizing (4.1) around the equilibrium point, we have 
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 (4.40) 
Because ∆δ is small enough, sin     , cos 1  . Then above equation becomes 
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( ) ( )
( )
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cos sin
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 (4.41) 
Since the product of two small variations is negligible, then above equation further turns into 
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( )
( ) ( )
2
2
cos
cos sin cos
sin
sin cos sin
cos sin
sin
cos cos sin sin sin cos cos sin
e e e e e e e e e
e e e e e e e e
e e e e e e
e e e
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Z Z
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 (4.42) 
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Then, we obtain 
 
( ) ( )( ) cos cos sin sin ( ) sin cos cos sin ( )e e ee e e e
V E V
P s E s s
Z Z
         = +  + − +   (4.43) 
Similarly, we can linearize the reactive power and the controller Equations. 
 
( ) ( )( ) cos sin sin cos ( ) sin sin cos cos ( )e e ee e e e
V E V
Q s E s s
Z Z
         = −  − +   (4.44) 
  ( ) ( )s E s m P s = −   (4.45) 
  ( ) ( )s n Q s =   (4.46) 
Moreover, there is a relationship between the variation of frequency and the variation of angle 
 ( ) ( )s s s  =   (4.47) 
Normally, the active power and the reactive power are measured by using a low pass filter [20] 
 
f
fs

+
 (4.48) 
Substituting (4.43) and (4.44) into the right item of equations (4.45) and (4.46), and taking (4.47) 
and (4.48) into consideration, we have 
 
( ) ( )
( )
cos cos sin sin ( ) sin cos cos sin ( )
f
f
e e e
e e e e
m
s E s
s
V E V
E s s
Z Z


        
−
 = 
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 
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 (4.49) 
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cos sin sin cos ( ) sin sin cos cos ( )
f
f
e e e
e e e e
n
s s
s
V E V
E s s
Z Z



        
 = 
+
 
−  − +  
 
  (4.50) 
Then we can obtain the small-signal model of the closed-loop system of an inverter in terms of 
∆δ by substituting (4.49) into (4.50). 
 
4 3 2 1 0( ) ( ) ( ) ( ) ( ) 0as s bs s cs s ds s es s     +  +  +  +  =  (4.51) 
where 
2a Z=  
22 fb Z=  
( )( )2 2 cos cos sin sinf e e fc Z m nE VZ     = + + +  
( )( ) 2cos cos sin sine e fd m nE VZ    = + +  
2 2
fe mn EV=  
(4.52) 
The characteristic equation of above small-signal model is 
 4 3 2 0as bs cs ds e+ + + + =  (4.53) 
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4.3.2 Root Locus 
Using the parameters provided by [21], which are summarized in Table 4.2, we can investigate 
the system stability with the help of root locus.  
Parameter Value Unit 
VDC 30 V 
f 50 Hz 
fs 10 kHz 
E* 12 V 
ω* 100π rad/s 
ωf 10 rad/s 
L  7 mH 
Rp 1 Ω 
C 1 μF 
Ke 20  
m 0.48  
n  0.03  
Table 4.2: Stability parameters of an inverter equipped with UDC. 
These data are originally from [21]. 
The root locus is a general method that can be used to plot the roots of any polynomial with 
respect to any one real parameter that enters the equation linearly [41]. However, there are two 
non-linear items, i.e., c and d, in the characteristic equation (4.53). Therefore, we cannot get the 
root locus directly by using MATLAB function rlocus, but we can obtain it indirectly by 
calculating each root and then combining them to draw a plot. Then, the resulting root locus plot 
in terms of impedance angle is shown in Fig. 4.6. 
 
Fig. 4.6: Real parts of roots of an inverter equipped with UDC.  
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4.3.3 Routh's Criterion 
There are many ways to determine the stability of control system. In this subsection, Routh’s 
criterion was used to research the stability of an inverter equipped with UDC. The Routh array is 
4s  a  c  e  
3s  b  d   
2s  
bc ad
b
−
 
be
d
  
1s  
( )
3b e
d
d bc ad
−
−
   
0s  e    
Table 4.3: Routh array of an inverter equipped with UDC. 
A system is stable only if all the elements in the first column of Routh array are positive [41]. 
Since , ,a b e  are all greater than zero, attention should be focused on the third and fourth 
coefficients of Routh array. After defining 
bc ad
A
b
−
= and 
( )
3b e
B d
d bc ad
= −
−
 as the third and 
fourth coefficients, we obtained the corresponding values over the range of 
π π
,
2 2
 
− 
 
. 
 
Fig. 4.7: Routh coefficients of an inverter equipped with UDC. 
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In Fig. 4.6, when the impedance angle in the range of 
π π
,
2 2
 
− 
 
, the real parts of all four roots are 
negative, which means all the poles of the systems are located at the left-hand s-plan (LHP), 
except for a narrow range of two sides near the boundaries. 
In Fig. 4.7, both A and B are positive if the impedance angle in the range of 
π π
,
2 2
 
− 
 
 except for 
a narrow range of two sides near the boundaries. 
Taking ESR into consideration, it is reasonable to conclude that the system of an inverter 
equipped with UDC is stable under the condition of Table 4.2. 
The MATLAB codes for small-signal model stability are attached in Appendix B. The precise 
explanations of concepts and applications of control theory can refer to [41]. More detailed 
reasoning discussions, simulation results, and experimental results of UDC can refer to [21].  
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Chapter 5 
Self-Synchronized Universal Droop Controller 
At present, a grid-connected inverter is usually controlled as a voltage supply due to the 
superiorities, such as taking part in voltage regulation, which is non-existent if the inverter is 
controlled as a current supply. The typical control structure is shown in Fig. 5.1. It consists of 
four loops in such a way from outside to inside: a synchronization unit to synchronize the 
inverter output voltage with the grid voltage, a power loop to control the power exchanged with 
the grid, and a voltage and a current loop to regulate the output voltage and current, respectively. 
 
Fig. 5.1: Control structure of grid-connected inverter [19]. 
Among the above control objectives, the synchronization is always given the highest priority. In 
order to get synchronization, a PLL is usually placed in the outermost loop of the controller. The 
synchronization unit is often required to provide the amplitude and the frequency, in addition to 
the phase, of the fundamental component of the grid voltage [19]. However, there are several 
inevitably negative impacts in this kind of control system due to the existence of PLL, such as 
the characteristic of non-linearity, concomitantly complicating the system and the potential 
competition under the condition of multi-PLL operation. Therefore, it would be better if we can 
incorporate the synchronization mechanism into the controller. SUDC [23] was proposed in such 
condition to meet the demand that removes the required synchronization unit. 
5.1 Relationship Deduction 
5.1.1 Phase-Locked Loop 
A PLL is a circuit synchronizing an output signal with an input signal in frequency as well as in 
phase [42]. The PLL consists of three basic functional blocks: a phase detection (PD), a loop 
filter (LF), and a voltage-controlled oscillator (VCO). Its block diagram is shown in Fig. 5.2. 
 
Fig. 5.2: Block diagram of PLL operational mechanism. 
This figure is originally from [5] but with modifications from the author. 
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Its operating principle is illustrated in the following. The PD compares the phase difference 
(error) between the input signal and the output signal as output and then passes it to the LF for 
extracting the DC component. The DC component is amplified and then passed to the VCO, 
which could be a PI controller to generate the frequency of the output signal [5]. The generated 
frequency is integrated to form the phase of the output signal. If the frequency of the output 
signal is locked with the frequency of the input signal, then the error between the input signal 
and the output signal is driven to zero eventually by the feedback control mechanism. 
Consequently, the phase of the output signal is locked with the phase of the input signal. 
Therefore, this is the reason why it is called the PLL. 
 
Fig. 5.3: Block diagram of a basic PLL. 
This figure is originally from [5] but with modifications from the author. 
Fig. 5.3 is a simple implementation of PLL in power systems. The PD is a multiplier, the LF is a 
low-pass filter (LPF), and the VCO, which consists of a PI controller, an integrator, and a 
sinusoidal function [5]. Assumed that the input signal is 0V cosv =  with phase 0 0 0t  = + and 
the output signal is the phase t  = + . Then the output of the PD is 
 
0
0 0
0 0 0 0
sin Vsin cos
V V
sin( ) sin( )
2 2
V V
sin[( ) ( )] sin[( ) ( )]
2 2
v
t t
  
   
       
=
= − + +
= − + − + + + +
 
(5.1) 
Due to the algebraic relation inside the above function, the first term is a low-frequency 
component that includes the phase difference between v and θ; the second one is a high-
frequency counterpart, which is out of our interest and should be removed through an LPF. 
Hence, the output of the LPF is 
 0 0
V
sin[( ) ( )]
2
l t   = − + −  (5.2) 
which is fed into a PI controller to generate the estimated frequency   until 0l =  [5]. Then the 
estimated frequency   is integrated to produce the output signal  . The output signal   is 
combined with the sine function and fed back to the PD to establish the feedback loop. When the 
system is in steady state, l is driven to zero and 0 = , indicating that the phase of the output 
signal   is locked with the phase of the input signal v . 
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Based on the above analysis, this kind of PLL can provide the phase and frequency information, 
but it cannot provide the information of the voltage amplitude. In order to obtain the amplitude 
information of voltage, an enhanced PLL (EPLL) and its application were proposed in [43], [44]. 
A set of differential Equations for designing EPLL is summarized by [22]. 
 
1
2
3
sin
cos
E d
dE
 
  
   
 =

=
 = +
 (5.3) 
where d is the error between the input signal v and the output signal e. µ is the diagonal matrix 
chosen for minimizing the cost function. 
In that event, the block diagram of EPLL is constructed in such a way shown in Figure 5.4. More 
detailed discussion can refer to [22], [43], [44]. 
 
Fig. 5.4: Block diagram of EPLL. 
This figure is originally from [22] but with modifications from the author. 
Compared to the basic PLL, the EPLL has one more channel, the amplitude channel, to estimate 
the amplitude of the input signal, in addition to the frequency channel to estimate the frequency 
and the phase of the input signal. 
In summary, more advanced PLLs are emerging today to improve the performance and add some 
new functionality, such as the EPLL discussed above. Although PLL can achieve the 
functionality of the synchronization, the concomitant shortcomings are evident. The character 
caused by highly non-linear nature [5] will lead to complicating the systems [45] or even destroy 
the stability [46]. Furthermore, tuning parameters of PLLs is usually tricky and time-consuming, 
and it is worse if there are multiple PLLs in a system due to the competition.  
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5.1.2 Structural Resemblance 
The block diagram of CDC for an inverter with resistive impedance is redrawn in Fig. 5.5. 
 
Fig. 5.5: Block diagram of CDC without the integral effect. 
This figure is based on a similar figure from [22]. 
The mathematical expressions of the above controller are 
 *E E mP= −  (5.4) 
 
* nQ = +  (5.5) 
As we have already known from Chapter 3, the RMS value of voltage E  can be dynamically 
realized by integrating 
 *E E E mP = − −  (5.6) 
until 0E =  instead of statically setting 
*E E mP= − . 
Similarly, we can apply this method to the frequency loop. Then the frequency   can be 
achieved by integrating 
 
* nQ   = − +  (5.7) 
until ∆ω=0 instead of statically setting * nQ = + . 
Then the block diagram of CDC with such integral effects is drawn in Fig. 5.6. 
 
Fig. 5.6: Block diagram of CDC with the integral effect. 
This figure is based on a similar figure from [22].  
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In Fig. 5.6, there are two integral time constants, i.e., J and K, in the voltage and frequency 
loops. This integral effect is equivalent to adding a low-pass filter 
1
1Js +
 to the voltage loop, and 
a low-pass filter 
1
1Ks +
 to the frequency loop of the conventional droop controller. 
For example, the transfer function of the added item for the voltage loop is 
 
1
1
( )
1 1
1
JsJ s
Js
Js
= =
+
+
 (5.8) 
When the system is in the steady state, the inputs to the integrators should be zero, which turn 
(5.6) and (5.7) into (5.4) and (5.5), respectively. Consequently, these two controllers are identical 
in the steady state. 
The current i  flowing through the impedance Z R=  is 
 
e v v e
i
R R
− −
= = −  (5.9) 
This relationship can be used to close the loop between source voltage e and terminal voltage v. 
Note that 0i =  indicates e v= , which means e  is synchronized with v . 
The active power P and the reactive power Q are usually calculated utilizing the output voltage 
v  and the output current i . However, the authors in [22] pointed out that it would be better if we 
use the source voltage e  instead of the terminal voltage v  to calculate power because e  is 
available internally. Note that it does ignore the power losses of the filter inductor, but the 
influence is negligible. By doing so, it converts the power delivered to the load to the power 
generated by the supply. Then the active power and the reactive power of an inverter can be 
calculated according to the instantaneous power theory [47]. 
The active power is calculated by 
 ( )
1
d
t
t T
P e i t
T −
=   (5.10) 
where T is the period of the system.  
After applying the Laplace transform, it is equivalent to passing the instantaneous active power 
p e i=   through the hold filter 
1
( )
Tse
H s
Ts
−−
=  to obtain the average active power P [22]. 
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The reactive power can be obtained similarly. 
A voltage [22] was defined as 
 2 sin( ) 2 cos
2
qe E E

 = − = −  (5.11) 
which has the same amplitude 2E  with e but has delayed the phase angle by 
π
2
 rad. 
Then, the reactive power is calculated by 
 
1
d
t
q
t T
Q e i t
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=   (5.12) 
A calculation example is given as follows.  
Suppose 2 sini I = , then 
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
 
(5.13) 
which is indeed the reactive power generated by e  and i  [22]. 
To send the desired power to the load for an inverter in the set mode of grid-connected scenarios, 
the voltage reference *E  is set as the grid voltage E , and the frequency reference 
*  is set as the 
grid frequency  . Then, the block diagram of CDC becomes 
 
Fig. 5.7: Block diagram of CDC with the integral effect and the resistive impedance. 
This figure is based on a similar figure from [22]. 
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When the system is in the steady state, e = v. Under the circumstance, the loops around the 
integrators are canceled out, and the block diagram of CDC further becomes Fig. 5.8 after taking 
(5.10) and (5.12) into consideration. 
 
Fig. 5.8: Block diagram of CDC in the form of PLL. 
This figure is based on a similar figure from [22]. 
The proportional coefficients are lumped in a way that 
e
m
k
J
−
=  and 
n
k
K
 = . 
Comparing Fig 5.4 with Fig 5.8, CDC structurally resembles the EPLL. More specifically, if 
2R E= − , 1 ek = , 2 k = , 3 0 = , and two hold filters ( )H s  are removed, these two block 
diagrams are very similar to each other. In other words, CDC is the EPLL under the above 
conditions. The controller can operate as a synchronization unit when there is no power 
exchange; the controller can also operate as a droop controller when there is power exchange. 
In summary, the droop controller structurally resembles the EPLL. Therefore, the dedicated 
synchronization unit, which generally is PLL, can be removed in theory.  
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5.2 Mechanism Analysis 
Based on the original UDC, five adjustments are made to form the SUDC in order to realize the 
comprehensive functionality. The block diagram of SUDC is shown in Fig. 5.9. 
(1) In order to achieve the synchronization, the virtual current iv comes into being to generate the 
calculation current before the inverter is connected to the grid when the grid current gi  is 
unavailable. It can be done by passing the voltage error gv v−  through a virtual impedance 
Ls R+ . 
(2) In order to switch current after finishing the synchronization and connecting the inverter to 
the power grid, a switch Si is added so that gi  is used to calculate power when gi  is available. 
(3) In order to extend the operation mode of UDC to the grid-connected scenarios, especially for 
the set sub-mode, two summation blocks are added after the power calculation block to compare 
the measured power P and Q  with the power reference setP  and setQ . In the steady state, i.e., 
*V E= and * = , setP P= and setQ Q= . 
(4) In order to switch the operation modes of the inverter for active power, a switch SP is added 
to enable or disable the addition of the term 
*( )ek E V− . 
(5) In order to obtain the zero-error tracking of reactive power, i.e., setQ Q= , an integrator 
k
s
  is 
added along with the reset function by turning switch QS on to take effect or off for no effect. 
 
Fig. 5.9: Block diagram of SUDC. 
This figure is originally from [23] but with modifications from the author.  
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The positions and influences of switches in SUDC are summarized in Table 5.1.  
Switch Position Function 
iS  
0G  Prepare for synchronization; bring vi  into the calculation block 
1G  Operate in the set/droop mode; bring gi  into the calculation block 
PS  
ON Operate in the droop mode; enable the addition of 
*( )ek E V−  
OFF Operate in the set mode; disable the addition of 
*( )ek E V−  
QS  
ON Operate in the droop mode; enable the reset function of 
k
s

  
OFF Operate in the set mode; disable the reset function of  
k
s

 
Table 5.1: Positions and functions of three switches in SUDC. 
From Fig. 5.8, the controller can be presented by 
 ( )d setE V m P P= + −  (5.14) 
 
* ( )d setn Q Q  = + − −  (5.15) 
with 
*( ), ( ON)
0,( OFF)
e o P
d
P
k E V S
V
S
 − =
= 
=
 
0, ( ON)
( ), ( OFF)
Q
d
set Q
S
nk
Q Q S
s


=

= 
− =

 
where k  is a positive proportional gain, called the frequency coefficient. 
The virtual current is  
 
g
v
v v
i
Ls R
−
=
+
 (5.16) 
where parameters L and R can be chosen smaller than the inductance and resistance of the filter 
inductor to expedite the synchronization. Moreover, to filter out the effect of the harmonics, the 
ratio of 
L
R
 can be chosen larger than the fundamental frequency of the power grid [23]. 
The active power P  and the reactive power Q  are calculated from the output voltage v  and 
current i , which can be switched between the virtual current iv and the grid current gi . A low-
pass filter or a hold filter should be adopted to filter out the ripples of power so that P and Q only 
contain the DC components [22].  
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5.2.1 Self-Synchronization Mode 
The first step for an inverter being operated in the grid-connected mode is to synchronize its 
output voltage v  with the grid voltage gv .  
When iS  is at 0G  and both PS  and QS  are OFF, the inverter is operated in the self-
synchronization mode. When the system is in the steady state, the active power P  and the 
reactive power Q  are controlled around their set-points setP  and setQ , respectively. More 
specifically, both references are set as zero in such mode. However, both P  and Q  are equal to 
zero before the inverter is connected to the grid due to the disconnection. In order to realize the 
synchronization, a virtual impedance is introduced to generate a virtual current according to the 
voltage difference gv v− . In doing so, the controller can be presented by 
 ( )setE m P P= −  (5.17) 
 
* ( ) ( )set set
nk
Q Q n Q Q
s
 = + − − −  (5.18) 
Since setP  and setQ  are both set as zero, in the steady state, regulating the virtual current to be 
zero results in gv v= , which means that the output voltage v of the inverter synchronize with the 
grid voltage gv .  
After achieving the synchronization, the circuit breaker interfaced between the inverter and the 
grid can be turned on to connect the inverter to the grid. After finishing the connection, the 
switch iS  should be turned to 1G  so that the grid current gi  can be used for power calculation.  
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5.2.2 Set Mode 
After the inverter is synchronized with and connected to the grid, the inverter can operate in the 
set mode for the active power and the reactive power simultaneously or separately. 
When iS  is at 1G  and PS  is turned off, there is 
 ( )setE m P P= −  (5.19) 
When the system is in the steady state, the voltage settles down at a constant value, resulting in 
 setP P=  (5.20) 
Therefore, the desired active power setP  is sent to the grid from the inverter. 
When iS  is at 1G  and QS  is turned off, there is 
 
* ( ) ( )set set
nk
Q Q n Q Q
s
 = + − − −  (5.21) 
When the system is in the steady state, the frequency settles down at a certain value, resulting in 
 setQ Q=  (5.22) 
Therefore, the desired reactive power setQ  is sent to the grid from the inverter. 
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5.2.3 Droop Mode 
After the inverter is synchronized with and connected to the grid, the inverter can also operate in 
the droop mode for the active power and the reactive power simultaneously or separately. 
When iS  is at 1G  and PS  is turned on, there is 
 
*( ) ( )e o setE k E V m P P= − + −  (5.23) 
When the system is in the steady state, the voltage settles down at a constant value, resulting in 
 
*( )eset o
k
P P E V
m
= + −  (5.24) 
Therefore, the droop function of the active power with respect to the voltage takes effect. The 
active power sent to the grid is automatically regulated according the grid voltage V . 
When iS  is at 1G  and QS  is turned on, there is 
 
* ( )setn Q Q = − −  (5.25) 
When the system is in the steady state, the voltage settles down at a constant value, resulting in 
 
*
setQ Q
m
 −
= +  (5.26) 
Therefore, the droop function of the reactive power with respect to the frequency function. The 
reactive power sent to the grid is automatically regulated according the grid frequency  . 
In summary, there are four combinations of the modes with respect to the set mode and the droop 
mode for powers, and the operation modes of the inverter in the grid-connected scenarios are 
listed in Table 5.2. 
Operation mode Switch Si Switch SP Switch SQ 
Self-synchronization mode 0G  OFF OFF 
PS mode, QS mode 1G  OFF OFF 
PS mode, QD mode 1G  OFF ON 
PD mode, QS mode 1G  ON OFF 
PD mode, QD mode 1G  ON ON 
Table 5.2: Operation modes of an inverter equipped with SUDC. 
This table is originally from [23] but with modifications from the author. 
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5.3 Simulation 
Simulations were carried out to verify the self-synchronization mode of the inverter equipped 
with SUDC described in the previous subsection. 
5.3.1 Preparations and Set-ups 
When the inverter equipped with SUDC is under self-synchronization configuration, Fig. 5.9 
becomes Fig. 5.10. 
 
Fig. 5.10: Block diagram of SUDC in the self-synchronization mode. 
To put the simulation in a way suitable for studying the self-synchronized operational 
mechanism, an inverter was replaced with a controlled voltage source with an internal impedance 
for simplicity. To emulate the real residential standard voltage in United States, 240 V of RMS 
value was set as the grid voltage RMS value, with voltage frequency 60 Hz. 
The time of achieving synchronization varies as the starting time changes. Two typical 
circumstances were conducted in MABLAB/Simulink, i.e., the initial phases of grid voltage are 
0° and 90°. 
The simulation parameters are listed in Table 5.3. 
Description Parameter Value Unit 
Grid voltage RMS value Vg 240 V 
Grid frequency f 60 Hz 
Internal resistance RI 1 Ω 
Internal inductance LI 1 mH 
Load resistance R 1 MΩ 
Virtual resistance R 500 Ω 
Virtual inductance L 25 H 
Voltage drop coefficient m 60  
Frequency boost coefficient n  60  
Frequency coefficient k  0.1  
Table 5.3: Simulation parameters for verifying self-synchronization mechanism.  
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5.3.2 Results and Analysis 
  
(a) Output voltage and grid voltage; 
  
(b) Voltage deviation; 
  
(c) Active power and reactive power; 
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(d) Steady-state voltage. 
Fig. 5.11: Simulation results. 
In Fig. 5.11, the left column shows the results when the initial phase of grid voltage is 0°, the 
right column shows the results when the initial phase of grid voltage is 90°. After an approximate 
response of 1.5 s, the output voltage was synchronized with the grid voltage, and the steady-state 
voltage in Fig. 5.11 (d) indicates the frequency is 60 Hz. Thus, the self-synchronization 
mechanism was approved. 
The simulation block diagrams are attached in Appendix C. The future works of this chapter are 
to further verify the set mode and drop mode when the inverter equipped with SUDC is operated 
in the grid-connected mode, and to realize the integrated functionality of SUDC. 
In summary, an inverter equipped with SUDC can realize synchronization with the grid before 
the connection, without the must-have dedicated synchronization unit. An inverter equipped with 
SUDC can not only operate in the set mode to send the desired power to the grid, but can also 
maintain the droop characteristics for accurate proportional power sharing and tight load voltage 
regulation the same as the inverter equipped with UDC according to the simulation and 
experimental results from [23].  
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Chapter 6 
Conclusions 
The inverter has a pivotal role in AC microgrid integration. A microgrid can operate either in the 
stand-alone mode or in the grid-connected mode, as does an inverter. There are two main issues 
regarding the use of CDC in stand-alone mode. The first one is how to share the power of 
inverters in proportion to their power rating; the second one is how to reduce the load voltage 
drop due to the load effect and the droop effect. These problems were solved well by using RDC 
with extensive simulation validations. After addressing the issues of the power sharing and 
voltage regulation in one specific type of internal impedance, i.e., resistive impedance, a demand 
that operates inverters with different kinds of internal impedance arose. UDC came out as a 
result of the introduction of universal power transformation matrix and can be implemented well 
by RDC. In the grid-conned mode, an inverter usually needed a dedicated synchronization unit to 
synchronize its output voltage with the grid voltage. Although PLL was investigated deeply and 
utilized widely in modern electrical engineering, its nature of non-linearity increased the 
complexity of the control system and the parameters setting was always time-consuming. Thus, 
there was a need for removing the synchronization unit but keeping the synchronization function 
simultaneously. The operational mechanism of SUDC was explained, and its functionality of 
synchronization was verified fully and entirely by two simulations of an equivalent model. 
To conclude, droop control and synchronization of single-phase inverter were analyzed 
thoroughly in this thesis from a simple controller to a sophisticated controller, from the stand-
alone mode and to the grid-connected mode. Theoretical reasoning and realistic simulations were 
provided to support the analyses. However, there is still space left to improve the quality and 
depth of this thesis, e.g., choosing simulation parameters guided by control theory besides the 
trial and error method, finishing simulation of different operational modes for an inverter 
equipped with SUDC, and building hardware to obtain the hands-on and genuine understanding.  
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Appendix A Simulink Block Diagrams of RDC and CDC 
The model initialization function for all cases in Chapter 3 is the same. The relevant MATLAB 
codes are: 
Ts = 2e-6;          % Simulation step 
Tsmp = 200e-6;      % Sample time 
fg = 50;            % Grid frequency  
Tg = 1/fg;      
f = 7.5e3;          % Switching frequency 
T = 1/f; 
The module pictures and overall picture for two inverters equipped with RDC are as follows: 
 
A.1: Main circuits of two inverters equipped with RDC.
 
A.2: Controllers of two inverters equipped with RDC. 
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A.3: Measurement and display of two inverters equipped with RDC.
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A.4: Overall picture of two inverters equipped with RDC.  
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The overall picture for two inverters equipped with CDC is as follows: 
 
A.5: Overall picture of two inverters equipped with CDC.  
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Appendix B MATLAB Codes of UDC 
The MATLAB codes for researching small-signal stability are as follows: 
Characteristic Equation 
% Parameters settings 
% Variable 
syms theta; 
% Constants 
omega = 10; 
Z     = 8; 
delta = 0; 
m     = 0.48; 
n     = 0.03; 
E     = 12; 
V     = 12; 
  
% Characteristic coefficients 
a = Z^2; 
b = 2*omega*(Z^2); 
c = 
(omega^2)*(Z^2)+(cos(delta)*cos(theta)+sin(delta)*sin(theta
))*(m+n*E)*omega*V*Z; 
d = 
(cos(delta)*cos(theta)+sin(delta)*sin(theta))*(m+n*E)*(omeg
a^2)*V*Z; 
e = m*n*(omega^2)*E*(V^2); 
  
% Characteristic equation 
f = a*(s^4)+b*(s^3)+c*(s^2)+d*s+e; 
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Real Parts of Roots 
% Roots of characteristic equation 
% Solutions 
syms theta x; 
f = 64*(x^4)+1280*(x^3)+((4032*cos(theta))/5 + 
6400)*(x^2)+(8064*cos(theta))*x+2.4883e+03; % 
Characteristic equation 
s = solve(f,x); 
% Roots 
% s1 = - (100 - ((16257024*cos(theta)^2)/25 - 
3185024/5)^(1/2)/32 - (126*cos(theta))/5)^(1/2)/2 - 5; 
% s2 = (100 - ((16257024*cos(theta)^2)/25 - 
3185024/5)^(1/2)/32 - (126*cos(theta))/5)^(1/2)/2 - 5; 
% s3 = - (((16257024*cos(theta)^2)/25 - 3185024/5)^(1/2)/32 
- (126*cos(theta))/5 + 100)^(1/2)/2 - 5; 
% s4 = (((16257024*cos(theta)^2)/25 - 3185024/5)^(1/2)/32 - 
(126*cos(theta))/5 + 100)^(1/2)/2 - 5; 
  
% Calculations 
k1=0; 
for theta = -pi/2: pi/360: pi/2 
    k1=k1+1; 
    s1(k1) = - (100 - ((16257024*cos(theta)^2)/25 - 
3185024/5)^(1/2)/32 - (126*cos(theta))/5)^(1/2)/2 - 5; 
end 
  
k2=0; 
for theta = -pi/2: pi/360: pi/2 
    k2=k2+1; 
    s2(k2) = (100 - ((16257024*cos(theta)^2)/25 - 
3185024/5)^(1/2)/32 - (126*cos(theta))/5)^(1/2)/2 - 5; 
end 
  
k3=0; 
for theta = -pi/2: pi/360: pi/2 
    k3=k3+1; 
    s3(k3) = - (((16257024*cos(theta)^2)/25 - 
3185024/5)^(1/2)/32 - (126*cos(theta))/5 + 100)^(1/2)/2 - 
5; 
end 
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k4=0; 
for theta = -pi/2: pi/360: pi/2 
    k4=k4+1; 
    s4(k4) = (((16257024*cos(theta)^2)/25 - 
3185024/5)^(1/2)/32 - (126*cos(theta))/5 + 100)^(1/2)/2 - 
5; 
end 
  
figure; 
plot(-pi/2: pi/360: pi/2, s1, 'r'); grid on; hold on; 
plot(-pi/2: pi/360: pi/2, s2, 'b--');hold on; 
plot(-pi/2: pi/360: pi/2, s3, 'y-.');hold on; 
plot(-pi/2: pi/360: pi/2, s4, 'm:');hold on; 
xlabel('Angle (rad)'); ylabel('Real parts of roots'); 
legend('s1','s2','s3','s4');axis([-2 2 -12 4]);  
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Routh’s Stability 
% Parameters settings 
% Variable 
syms theta; 
% Constants 
omega = 10; 
Z     = 8; 
delta = 0; 
m     = 0.48; 
n     = 0.03; 
E     = 12; 
V     = 12; 
  
% Characteristic coefficients 
a = Z^2; 
b = 2*omega*(Z^2); 
c = 
(omega^2)*(Z^2)+(cos(delta)*cos(theta)+sin(delta)*sin(theta
))*(m+n*E)*omega*V*Z; 
d = 
(cos(delta)*cos(theta)+sin(delta)*sin(theta))*(m+n*E)*(omeg
a^2)*V*Z; 
e = m*n*(omega^2)*E*(V^2); 
  
% Routh coefficients 
A = (b*c-a*d)/b; 
B = d-(b^3)*e/((b*c-a*d)*d); 
  
% Calculations 
j=0; 
for theta = -pi/2: pi/360: pi/2 
    j=j+1; 
    A(j) = ((2016*cos(theta))/5 + 6400); 
end 
  
k=0; 
for theta = -pi/2: pi/360: pi/2 
    k=k+1; 
    B(k) = (8064*cos(theta) - 
4529848320/(7*cos(theta)*(516096*cos(theta) + 8192000))); 
end 
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figure; 
plot(-pi/2: pi/360: pi/2, A, 'r'); grid on; hold on; 
plot(-pi/2: pi/360: pi/2, B, 'b--'); 
xlabel('Angle (rad)'); ylabel('Amplitude'); 
legend('A','B'); axis([-2 2 -10000 10000]);  
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Appendix C Simulink Block Diagrams of SUDC 
The module pictures and overall picture of the inverter equipped with SUDC are as follows: 
 
C.1: Inverter and grid of the inverter equipped with SUDC. 
 
C.2: Controller of the inverter equipped with SUDC. 
 
C.3: Measurement and display of the inverter equipped with SUDC.  
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C.4: Overall picture of the inverter equipped with SUDC. 
